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ABSTRACT In this paper, we optimize a WO3\Al2O3 bilayer serving as the electrolyte of a conductive
bridge RAM device using a Cu-based supply layer. By introducing a WO3 layer formed by thermal
oxidation of a W plug, the hourglass shape of the conductive filament is desirably controlled, enabling
excellent switching behavior. We demonstrate a clear improvement of the microstructure and density of
the WO3 layer by increasing the oxidation time and temperature, resulting in a strong increase of the
high-resistance-state breakdown voltage. The high quality WO3 microstructure allows thus the use of
a larger reset pulse amplitude resulting both in larger memory window and failure-free write cycling.
INDEX TERMS Conductive-bridge RAM (CBRAM), endurance, low current operation, memory window.
I. INTRODUCTION
Conductive Bridge RAM (CBRAM) has been considered
to be a promising candidate to replace NAND FLASH
memory because of its high scalability and low power
consumption [1]. The resistive switching phenomenon in
a CBRAM device is based on electrochemical redox mech-
anisms between an ionizable metal (Cu and Ag) forming
the top electrode (TE) ion-supply layer and the counter
inert bottom-electrode (BE) [2]. As induced by the applied
field, the resulting oxidized Cu ions migrate through an
insulating layer, reduce on the BE, and generate a conduc-
tive filament (CF) accounting for a change of resistance.
Hence, insulating materials such as chalcogenides (Ag2S
and GeS) and oxides (Ta2O5) have been appropriately
used to control the motion of Cu ions for ultralow-power
computing systems and programmable logic applications,
respectively [3], [4].
In this regard, we previously demonstrated a high-
performance CBRAM device using an Al2O3 insulating
layer [5], [6]. Due to the stability [5] and small size [7]
of Cu in the Al2O3 matrix, a thermally stable and low-
variability CBRAM device was successfully achieved [6].
On the other hand, we showed in [8] that the CF constriction
is located closer to the W bottom electrode in this stack.
Depending on the nature of the BE\oxide interface, the shape
of the CF may change between conical and hourglass (HG),
which in turn changes the CF constriction characteristics and
thus the switching properties [8]. Various approaches aim-
ing at controlling the formation of a HG-shaped CF were
adopted. For example it was shown to be obtained using
a specific programming scheme, which resulted in improved
endurance properties [9]. This approach however implies that
the application of a bias should be carefully adjusted by con-
sidering the trade-off between the cycling endurance and the
memory window [10].
Therefore, rather than a programming bias scheme
approach, a material stack engineering approach appears
more appropriate to avoid trade-offs. In this work we
introduce a WO3 layer, serving as a good ionic con-
ductor, in order to (i) strengthen the stability of the
HG-shaped CF, thus (ii) improve the switching control of
a resulting W\WO3\Al2O3\TiW\Cu CBRAM cell, and finally
(iii) increase the memory state breakdown voltage, allowing
reaching larger memory window.
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FIGURE 1. (a) Cross-sectional TEM image of the 1T1R CBRAM system on
a 90-nm W plug. (b) Typical I-V characteristics of the
W\WO3\Al2O3\TiW\Cu CBRAM device, where the gray lines are the traces
of 100 cycles, and the bold line is the median level; note that the forming
and switching loops are similar irrespective of the W oxidation
temperature (400◦C or 500◦C); inset shows the filament growth.
II. EXPERIMENTS
The W\WO3\Al2O3\TiW\Cu CBRAM device is directly inte-
grated on top of the drain side of a select-transistor in
a 1-transistor/1-resistor scheme (1T1R). The detailed pro-
cess flow is described in [6]. The 90nm-wide W-plug BE is
submitted to a thermal oxidation process in order to form the
WO3 layer, as shown in Fig. 1(a). Then a 3nm-thick Al2O3
layer is deposited at 300◦C using a H2O-based atomic-layer
deposition (ALD) technique. Prior to the deposition of the
Cu-supply layer, the TiW layer is inserted to limit the in-
diffusion of Cu into the WO3\Al2O3 electrolyte stack during
the passivation process.
III. RESULTS AND DISCUSSION
The switching current is fixed at 10 µA for low-power
operation by controlling the word-line voltage during the
forming and set processes. The set and reset operations can
be achieved by applying a positive (negative) bias to the
bit-line for the set (reset) operation. Fig. 1(b) shows the I-V
characteristics of the fabricated 1T1R CBRAM device with
the forming process at 3 V. A notably higher on/off ratio of
more than 104 (read at -0.1 V) is obtained with a deeper high-
resistance state (HRS) in the low-operating-current regime.
The excellent device properties might be associated with the
HG shape of the CF in WO3\Al2O3 bilayer system. When
we consider the working principle of CBRAM, the forma-
tion of the Cu CF is governed by the predominant dynamic
behavior between the electrochemical reaction and the ionic
mobility of Cu ions in the material system [11]. That is, the
state of the Cu ions in Al2O3 can be maintained as ther-
modynamically stable, and this result represents a relatively
low ion conductivity [12]. On the other hand, a higher Cu
mobility can be expected in WO3 due to its well-known
ionic conduction properties [13]. Hence, a realistic forming
scenario is that a large number of Cu ions migrating from the
Cu-source TE nucleates within the Al2O3 bulk (as described
in [8]) because of the relatively slow ion movement. Then,
the CF growth proceeds by successive local oxidation and
reduction mechanisms of a protruding Cu virtual anode up to
the WO3 layer. When reaching the high ionic mobility WO3
FIGURE 2. TEM images showing that the WO3 phase changes from
amorphous to tetragonal from (a) Tox = 400 ◦C to (b) Tox = 500 ◦C.
(c) X-Ray Photoemission Spectroscopy characterization showing that 10s
short oxidation time at 400 ◦C (red curve) results in mixed WO2\WO3
stack whereas > 1min-long oxidation succeeds to form a single WO3
phase. (d) Density calculations of the WO3 layers extracted from mass
measurements, evidencing strong densification from Tox = 400 ◦C to
Tox = 500 ◦C.
layer, the Cu ions supplied by this virtual Cu TE migrate
fast toward the cathode without nucleation process, leading
to the Cu plating on the cathode followed by the growth
of an inverted cone-shaped Cu CF in WO3, as sketched
in the inset of Fig. 1(b). Therefore, a HG-shaped CF with
a constriction located closer to the WO3\Al2O3 interfaces
can be achieved. The observed progressive reset behavior in
the I-V trace further supports the explanation of the HG-
shaped CF, which was confirmed by a conductive atomic
force microscopy (C-AFM) study [8].
To understand the role of the introduced WO3 layer with
respect to the memory properties, a detailed physical inves-
tigation was performed by controlling several factors such
as the oxidation temperature (Tox) and time. As shown in
Fig. 2(a), transmission electron microscopy (TEM) images
revealed that an amorphous oxide (a-WO3) was formed
after 1 min of oxidation at Tox = 400 ◦C. In contrast,
Fig. 2(b) shows that a crystalline tetragonal oxide (x-WO3)
is formed when Tox is increased to 500 ◦C. Although both
a-WO3 and x-WO3 layers were formed at different tempera-
tures, X-Ray Photoemission Spectroscopy (XPS) revealed the
same nature of chemical bonding, corresponding to WO3. On
the other hand, Fig. 2(c) shows that shorter oxidation time at
400 ◦C results in both WO3 and WO2 XPS peaks, indicating
nonstoichiometric properties. Hence, forming a stoichiomet-
ric WO3 layer requires at least 1min-long oxidation while
the crystalline phase is controlled by the oxidation tem-
perature of 500 ◦C. Fig. 2(d) also shows that the layer
density increases drastically from the amorphous microstruc-
ture obtained at of 400 ◦C to the crystalline phase obtained
at 500 ◦C.
Although the introduction of a WO3 layer shows no
impact on the set process, we observed that the oxidation
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FIGURE 3. (a) Reset voltage ramps, evidencing an increase in the HRS
breakdown voltage (VBD-HRS) with the increase in the W oxidation
temperature in accordance with higher-quality WO3. (b) Different VRESET
and VBD-HRS parameters extracted from the DC I-V curves as a function of
the oxidation temperature and time. (c) Schematic depicting that the
increase in VBD-HRS may be explained by the stronger bonding in x-WO3.
conditions strongly affect the breakdown voltage in the HRS
(VBD-HRS), as shown in Figs. 3(a) and 3(b). VBD-HRS is very
low for the O-deficient WO2/WO3 bilayer obtained after
10 s of oxidation at 400 ◦C. However, it increases with
both the oxidation time and oxidation temperature. Based
on quantum-point-contact I-V modeling, which describes
the state conduction in our stack (see [7]), the constric-
tion size is similar for these different oxidation conditions,
which means that a larger value of VBD-HRS is not related
to a longer constriction but to the crystalline quality of
the WO3 material surrounding the CF constriction. The
stronger breakdown robustness obtained for the WO3 layer
grown at 500 ◦C is attributed to the improved microstruc-
ture, as evidenced in Fig. 2. This is also in agreement
with the numerous W-O bonds formed in crystalline WO3
compared with the amorphous structure [14], as illustrated
in Fig. 3(c).
Therefore, the improved HRS breakdown strength of
the optimized x-WO3\Al2O3 stack allows using a larger
reset pulse, which is a well-known knob allowing obtain-
ing larger memory window [6]. Fig. 4(a) shows that while
the Write cycling stress using a moderate reset pulse
of -2 V leads to breakdown occurrences for Tox =
400 ◦C, this failure is successfully suppressed for the
device oxidized at 500 ◦C. It is clearly evident that the
improved switching robustness is related to an enhanced
breakdown strength. Finally, and very importantly, the
breakdown immunity obtained for the device oxidized at
500 ◦C allows the memory window (∼103) to be sub-
stantially enlarged by using a larger reset-pulse amplitude
(-2.5V) during AC operation, which is demonstrated in
Fig. 4(b).
FIGURE 4. (a) Improved cycling robustness due to the suppressed
breakdown failure for a device oxidized at 500 ◦C. (b) The larger VBD-HRS
for Tox = 500 ◦C allows using larger reset-pulse amplitude (-2.5V), which in
turn allows reaching larger memory window.
IV. CONCLUSION
We developed an x-WO3/Al2O3 bilayer CBRAM device for
low-current operation (10 µA), which is desired for post-
NAND applications. By introducing the ion-conductor WO3
material by means of the thermal oxidation of the W plug, we
optimized the control of the HG-shaped CF during switching.
Furthermore, we demonstrated clear improvements of the
microstructure and density of the WO3 layer by increasing
the oxidation time and temperature, resulting in a substan-
tial increase of the HRS breakdown voltage. The optimized
x-WO3/Al2O3 bilayer CBRAM device allows for reliable
cycling without breakdown and a larger memory window
obtained using a larger reset pulse amplitude.
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